
04/07/2005



## HE UNITED STATES PATENT AND TRADEMARK OFFICE

blicant:

Daniel Kehrer et al.

Examiner: Unknown

Serial No .:

10/520,805

Group Art Unit: Unknown

National Stage Filing Date: January 10, 2005

Docket No.: I432.113.101/P29564

Title:

INTEGRATED CIRCUIT ARRANGEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

We are transmitting herewith the attached:

Transmittal Sheet containing Certificate of Mailing (1 pg.).

Information Disclosure Statement (2 pgs.).

Form PTO-1449 (1 pg.).

Copy of (8) cited references.

Return Postcard.

Please consider this a PETITION FOR EXTENSION OF TIME for a sufficient number of months to enter these papers, if appropriate. At any time during the pendency of this application, please charge any additional fees or credit overpayment to Deposit Account No. 500471.

Customer No. 025281

Name: Steven E. Dicke

Reg. No.: 38,431

CERTIFICATE UNDER 37 C.F.R. 1.8: The undersigned hereby certifies that this paper or papers, as described herein, are being deposited in the United States Postal Service, as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on this \_day of April, 2005.

Name: Steven E. Dicke



APR 0 7 2005



Daniel Kehrer et al.

Examiner: Unknown

Serial No .:

L'Applicant:

10/520,805

Group Art Unit: Unknown

National State Filing Date: January 10, 2005

Docket: I432.113.101/P29564

Title:

INTEGRATED CIRCUIT ARRANGEMENT

## INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450


Dear Sir:

In compliance with the duty of disclosure under 37 C.F.R. § 1.56, it is respectfully requested that this Information Disclosure Statement be entered and the documents listed on attached form 1449 be considered by the Examiner and made of record. Any required copies of patents, publications or other documents are enclosed for the Examiner's review. Pursuant to the provisions of M.P.E.P. 609, Applicant further requests a copy of the 1449 form, marked as being considered and initialled by the Examiner, be returned with the next Official Communication.

Since this Information Disclosure Statement is being submitted within three months of filing national application; or date of entry of national application; or before the mailing date of the first Office Action on the merits, a fee has not been enclosed. However, if such fee is required, the Patent Office is hereby authorized to charge Deposit Account No. 500471 for fees as set forth under 37 C.F.R. 1.17(p).

Applicant respectfully requests consideration of these references during prosecution of the above-identified matter. The Examiner is invited to contact the Applicant's representative at the below-listed telephone number if there are any questions regarding this Communication or the tendered references.





Applicant: Daniel Kehrer et al. Serial No.: 10/520,805

National Stage Filing Date: January 10, 2005

Docket: I432.113.101/P29564

Title: INTEGRATED CIRCUIT ARRANGEMENT

Respectfully submitted,

Daniel Kehrer et al.,

By their attorneys,

DICKE, BILLIG & CZAJA, PLLC Fifth Street Towers, Suite 2250

E. Dicke

100 South Fifth Street Minneapolis, MN 55402 Telephone: (612) 573-2002

Facsimile: (612) 573-2005

Dated: April 5, 200

SED:jan

Steven E. Dicke

Reg. No. 38,431

Name: Steven E. Dicke

Receipt date: 04/979200

2003.

**EXAMINER:** 

./David Mis/ (09/08/2008)

Docket No.: I432.113.101/P29564 Serial No.: 10/520,805 **FORM PTO-1449** Applicant: Daniel Kehrer et al. LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT Nat'l Stage Filing Date: 1/10/05 Group Art: Unknown U.S. PATENT DOCUMENTS Document No. Sub Class Filing Date Examiner Initial Class If Appropriate Date Name AA 6,323,735 11/2001 Welland et al. AB AC AD **AE** AF AG AH ΑI ΑJ ΑK AL FOREIGN PATENT DOCUMENTS Sub Translated Class Class Document No. Date Country Yes No 00/51012 08/2000 WO Yes AM 0 574 180 12/1993 AN **EPO** Yes ΑO 0 410 7940 04/1992 **EPO** Yes (Abstract Only) 2809498 03/1978 AP DE Yes (Abstract Only) 0735656 10/1996 DE Yes (Abstract Only) AQ AR OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) AS Masakazu Yamashina et al., "An MOS Current Mode Logic (MCML) Circuit for Low-Power GHz Processors, NEC Res. & Develop., 36, No. 1 (1995), pp. 54-62. AT Z. Lao et al., "40-Gb/s High-Power Modulator Driver IC for Lightwave Communication Systems, IEEE Journal of Solid-State Circuits, 33, No. 10 (1998), pp. 1520-1526. AU Copy of International Search Report having International Application No. PCT/DE 03/02349 mailed on December 12,

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

DATE CONSIDERED:

09/08/2008